QSFP Programer BOARD PN:GTB-042-V1-01.pcba

InFiberone P/N:
GTB-042-V1-01.pcba
US$600.00
-
+
Sign in

QSFP Programer BOARD PNGTB-042-V1-01.pcba

 

Features:

·     QSFP/QSFP+ MSA Compliant

·     RJ45 to I2C controlled

·     5V power suppl

·     RoHS 6 compliant(lead free)



Application: 

·     ·    Memory map programming for transceivers and electric loopbacks

 ·    Coding for module of transceivers, active cables and electric loopbacks

 

Description: 

The Infiberone QSFP/QSFP+ Programer Board is designed to provide an efficient and easy method of coding the modules of QSFP/QSFP+ transceivers, active optical cables, and customizing QSFP/QSFP+ electric loopbacks, also the memory map programming for transceivers and electric loopbacks.

There are 6 LED on the Programer board to indicate the real time status, separately serve for power supply and five low speeds electrical hardware pins called ModSelL, ResetL, LPMode, ModPrsL and IntL. The ModSelL, LPMode and ResetL pins can be changed to high or low level by hardware directly on the Programer board. Via the RJ45 port which ends with a computer parallel port, software function could be accomplished, using the GUI by computer.

As for details of electrical connector and cage, refers to agreement SFF-8436 please.

 

Absolute Maximum Ratings

Parameter

Symbol

Min

Max

Unit

Supply Voltage

Vcc

-0.3

3.6

V

Input Voltage

Vin

-0.3

Vcc+0.3

V

Storage Temperature

Tst

-20

85

ºC

Case Operating Temperature

Top

0

70

ºC

Humidity(non-condensing)

Rh

5

95

%

 

Recommended Operating Conditions

Parameter

Symbol

Min

Typical

Max

Unit

Supply Voltage

Vcc

 

5

 

V

Supply current

ILIMIT

 

900

 

mA

Operating Case temperature

Tca

0

 

70

ºC

Humidity

Rh

5

 

85

%




QSFP Edge Connector and Pinout Description

Low Speed Electrical Hardware Pins



The electrical interface to the transceiver is a 38-pin edge connector. The 38-pins provide high speed data, low speed monitoring and control signals, I2C communication, power and ground connectivity. The top and bottom views of the connector are provided below, as well as a table outlining the contact numbering, symbol and full description.

In addition to the 2-wire serial interface the module has the following low speed pins for control and status:

 

(1)   ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is “High”, the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

 

(2)   ResetL Pin

Reset. LPMode_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

 

(3)   LPMode Pin

The LPMode pin shall be pulled up to Vcc in the QSFP+ module. When LPMode='1', the module power is reduced to below 1.5W. In this state, TWS communication is operational, but the transmitter functionality is disabled. In addition, the LPMode can be controlled by software control bits. The software control bits


LPMode

Power_Overide Bit

Power_set Bit

Module Power Allowed

1

0

X

Low Power (< 1.5W)

0

0

X

High Power (< 3.5W)

X

1

1

Low Power (< 1.5W)

X

1

0

High Power (< 3.5W)

 

(4)   ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted “Low” when the module is inserted and deasserted “High” when the module is physically absent from the host connector.

 (5)   IntL Pin

IntL is an output pin. When “Low”, it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

 


Check Out
Copyright @ 2016 infiberone.com All Rights Reserved